



## **Refine Search**

## Search Results -





**Search History** 

## DATE: Friday, May 26, 2006 Printable Copy Create Case

<u>Set</u> <u>Name</u> <u>Query</u> side by side	<u>Hit</u> <u>Count</u> result set
DB=PGPB; THES=ASSIGNEE; PLUR=YES; OP=OR	
L21 L7 and capacit\$	1 <u>L21</u>
DB=USPT; THES=ASSIGNEE; PLUR=YES; OP=OR	
L20 L18 and fet\$	1 <u>L20</u>
<u>L19</u> L18 and fet\$	1 <u>L19</u>
<u>L18</u> 5261694.pn.	1 <u>L18</u>
<u>L17</u> US-5666065-A.did.	1 <u>L17</u>

DB=	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD;		
THES=	ASSIGNEE; PLUR=YES; OP=OR		
<u>L16</u>	L15 and FET\$	7	<u>L16</u>
<u>L15</u>	restraint\$ and (vehicle or automobile or car or flight or airplane) and (fir\$ near2 circuit)	46	<u>L15</u>
DB =	USPT; THES=ASSIGNEE; PLUR=YES; OP=OR		
<u>L14</u>	5430314.pn.	1	<u>L14</u>
DB =	PGPB; THES=ASSIGNEE; PLUR=YES; OP=OR		
<u>L13</u>	17 and restraint\$	1	<u>L13</u>
<u>L12</u>	20020121810	1	<u>L12</u>
DB =	USPT; THES=ASSIGNEE; PLUR=YES; OP=OR		
<u>L11</u>	20020121810	0	<u>L11</u>
<u>L10</u>	6878996.pn.	1	<u>L10</u>
DB =	PGPB; THES=ASSIGNEE; PLUR=YES; OP=OR		
<u>L9</u>	L7 and 11	1	<u>L9</u>
<u>L8</u>	L7 and supply\$	1	<u>L8</u>
<u>L7</u>	20040108698	1	<u>L7</u>
DB =	PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD;		
THES=	ASSIGNEE; PLUR=YES; OP=OR		
<u>L6</u>	L5 and (vehicle or automobile or car or flight or airplane)	0	<u>L6</u>
<u>L5</u>	L4 and @ad<=20021126	4	<u>L5</u>
<u>L4</u>	12 or L3	10	<u>L4</u>
<u>L3</u>	"reverse diode" and "N-channel FET"	6	<u>L3</u>
<u>L2</u>	"reverse diode" and "N-type FET"	4	<u>L2</u>
DB =	USPT; THES=ASSIGNEE; PLUR=YES; OP=OR		
<u>L1</u>	6142130.pn.	1	<u>L1</u>

## END OF SEARCH HISTORY

•

•

J

## First HitPrevious DocNext DocGo to Doc#End of Result Set

Generate Collection Print

L16: Entry 7 of 7

File: DWPI

Clear

Dec 16, 1992

DERWENT-ACC-NO: 1992-417372 DERWENT-WEEK: 199952 COPYRIGHT 2006 DERWENT INFORMATION LTD

TITLE: <u>Vehicle</u> passenger <u>restraint</u> firing circuit – uses microprocessor to control operation with diagnostic ASIC monitoring crash sensor to bias safer sensor and replace inoperable <u>FET</u> under failure conditions

INVENTOR: MUSSER, K E; PAYE, J R ; WHITE, C W

PATENT-ASSIGNEE: AUTOMOTIVE SYSTEMS LAB INC (AUTON)

PRIORITY-DATA: 1991US-0715344 (June 14, 1991)

Search Selected Search ALL

PATENT-FAMILY:

PUB-NO	PUB-DATE	LANGUAGE	PAGES	MAIN-IPC
EP 518501 A1	December 16, 1992	E	007	B60R021/00
<u>KR 126667 B1</u>	December 26, 1997		000	B60R021/16
AU 9218036 A	December 24, 1992		000	B60R021/32
<u>CA 2069214 A</u>	December 15, 1992		000	B60R021/32
<u>US 5261694 A</u>	November 16, 1993		006	B60R021/16
<u>EP 518501 B1</u>	March 20, 1996	Е	009	B60R021/00
<u>DE 69209151 E</u>	April 25, 1996		000	B60R021/00
<u>CA 2069214 C</u>	December 17, 1996		000	B60R021/32

DESIGNATED-STATES: DE ES FR GB IT DE ES FR GB IT

CITED-DOCUMENTS:1.Jnl.Ref; EP 305656 ; US 4958851 ; US 5083276 ; US 5085464 ; 01Jnl.Ref

#### APPLICATION-DATA:

PUB-NO	APPL-DATE	APPL-NO	DESCRIPTOR
EP 518501A1	May 19, 1992	1992EP-0304499	
KR 126667B1	June 12, 1992	1992KR-0010227	
AU 9218036A	June 5, 1992	1992AU-0018036	
CA 2069214A	May 22, 1992	1992CA-2069214	
US 5261694A	June 14, 1991	1991US-0715344	

EP 518501B1	May 19, 1992	1992EP-0304499	
DE 69209151E	May 19, 1992	1992DE-0609151	
DE 69209151E	May 19, 1992	1992EP-0304499	
DE 69209151E		EP 518501	Based on
CA 2069214C	May 22, 1992	1992CA-2069214	

INT-CL (IPC): B60R 21/00; B60R 21/16; B60R 21/32

ABSTRACTED-PUB-NO: EP 518501A BASIC-ABSTRACT:

The circuit has a relatively-low-threshold acceleration-responsive switch (14) of an acceleration sensor (safing sensor) (16) in series with parallel firing legs (18a,18b) each having in series an explosive squib (20) and a <u>FET</u> (22), all operating under the control of a microprocessor (24) which responds to the output from an electronic crash sensor (16).

A Diagnostic ASIC (44) under the control of the microprocessor monitors the performance of the crash sensor and on detection of a failure applies a current to the safer integral test coil (38) to bias the switch contacts away from operation. The microprocessor the turns on another <u>FET</u> (46) to pull down to ground one side of the squib to replace the inoperable <u>FET</u>.

ADVANTAGE - Provides circuit with two sensors in series for improved reliability and includes maintaining operation under single sensor failure conditions.

ABSTRACTED-PUB-NO: EP 518501B EQUIVALENT-ABSTRACTS:

A control circuit for actuating a safety restraint in a motor vehicle comprising: a firing path (12,18) having in series a first normally-open switch means (14,16) for closing in response to vehicle therefore, a current-responsive trigger means (20) for actuating said safety restraint, and a second normally-open switch means (22) for closing in response to a second threshold value higher than said first threshold value; means (28) for applying a voltage across said firing path; failure detecting means (44) for detecting a failure of said first switch means (14,16) and/or said second switch means (22); threshold-adjusting means (36,38) responsive to said failure detecting means (44) for increasing the threshold value of said first switch means (14,16), wherein said threshold-adjusting means (36,38) operates to increase the threshold value of said first switch means (14,16) upon detection of a failure of said second switch means (22); shunt means (46), responsive to said failure detecting means (44) and operation of said threshold-adjusting means (36,38), for shunting said second switch means (22), wherein said shunt means (46) operates to shunt said second switch means (22) after operation of said thresholdadjusting means (36,38) upon a detection of a failure of said second switch means (22); characterised in that said control circuit further comprises: sensor means (26) for generating a first signal representative of instantaneous vehicle acceleration; processor means (24) responsive to said first signal for generating a second signal when said first signal indicates a condition corresponding to the second threshold value requiring actuation of said safety restraint; and wherein said second switch means is in communication with said processor means (24) and, in use, closes in response to generation of said second signal; said failure detecting means (44) is additionally for detecting a failure of said sensor means (26) and/or said processor means (24); said shunt means (46) is additionally for shunting said second switch means (22) upon detection of a failure of said sensor means (26) and/or said processor means (24); and said threshold adjusting means (36,38) also operates to increase the threshold value of said first switch means (14,16) upon

detection of a failure of said sensor means (26) and/or processor means (24) and wherein operation of said threshold-adjusting means (36,38) is, in use, inhibited upon detection of a failure of said first switch means (14,16).

#### US 5261694A

The control circuit for a vehicle passenger restraint includes a firing path including in series: a first, normally-open, acceleration-responsive switch which closes in response to an acceleration input exceeding a first threshold, the first switch being shunted by a first shunting resistor. A trigger actuates the restraint. The trigger having internal electrical resistance less than the resistance of the first shunting resistor. Second and third normally-open, electrically-operated switches are provided. The second switch is shunted by a second shunting resistor having a resistance greater than the internal resistance of the trigger. A device applies a voltage across the firing path. An electronic sensor detects an acceleration exceeding a second threshold, which is nominally greater than the first threshold.

A microprocessor responds to the electronic sensor for operating the controlling the second switch. The microprocessor closes the second switch when the electronic sensor senses an acceleration exceeding the second threshold. A failure-detector senses a failure of first switch, the electronic sensor, the microprocessor, or the second switch. A first device responds to the failure-detector for increasingly biasing the first switch in the normally-open position. A second device responds to the failure-detector by operating the third switch.

USE/ADVANTAGE - for vehicle passenger restraint e.g. air bags. Continuing circuit viability notwithstanding single point failure.

CHOSEN-DRAWING: Dwg.1/1 Dwg.1/1 Dwg.1/1

DERWENT-CLASS: Q17 S02 T01 X22 EPI-CODES: S02-G03; T01-J07C; X22-J07;

## Previous Doc Next Doc Go to Doc#

First Hit Your wildcard search against 10000 terms has yielded the results below. Your result set for the last L# is incomplete.

The probable cause is use of unlimited truncation. Revise your search strategy to use limited truncation.

Clear	Generate Collection	Print	Ewd Refs	Bkwd Refs
	Gener	ate OACS		

Search Results - Record(s) 1 through 7 of 7 returned.

Document ID: US 5668723 A 1. Using default format because multiple data bases are involved. L16: Entry 1 of 7 File: USPT Sep 16, 1997 US-PAT-NO: 5668723 DOCUMENT-IDENTIFIER: US 5668723 A TITLE: Method and apparatus for sensing a vehicle crash using crash energy DATE-ISSUED: September 16, 1997 INVENTOR-INFORMATION: NAME CITY STATE ZIP CODE COUNTRY Blackburn; Brian K. Rochester MI US-CL-CURRENT: 701/45 1300 (-

Full Title Citation Front Review	Classification Date Reference	Claims (1990) fr
□ 2. Document ID:	US 5216607 A	
L16: Entry 2 of 7	File: USPT	Jun 1, 1993
US-PAT-NO: 5216607 DOCUMENT-IDENTIFIER: US 52166 ** See image for <u>Certificate</u>		
TITLE: Method and apparatus is measures of crash violence	For sensing a <u>vehicle</u> crash usi e	ng energy and velocity

Title Citation Front Review Classification Date Reference 10000 Craw C Full

## □ 3. Document ID: US 4990884 A

L16: Entry 3 of 7

US-PAT-NO: 4990884 DOCUMENT-IDENTIFIER: US 4990884 A

TITLE: Method and apparatus for testing an airbag restraint system

Full Title Citation Front Review Classification Date Reference

File: USPT

□ 4. Document ID: US 4835513 A

L16: Entry 4 of 7

File: USPT

May 30, 1989

US-PAT-NO: 4835513 DOCUMENT-IDENTIFIER: US 4835513 A \*\* See image for <u>Certificate of Correction</u> \*\*

TITLE: Method and apparatus for testing an airbag restraint system

Full Title Citation Front Review Classification Date Reference Reference Contraction Clasmic Contraction Craw C

□ 5. Document ID: US 5872460 A

L16: Entry 5 of 7

File: DWPI

Feb 16, 1999

DERWENT-ACC-NO: 1999-166796 DERWENT-WEEK: 199914 COPYRIGHT 2006 DERWENT INFORMATION LTD

TITLE: <u>FET</u> based firing circuit test apparatus in supplemental inflatable <u>restraint</u> (SIR) system

Full Title Citation Front Review Classification Date Reference Control Control Claims 10000 Draw D

□ 6. Document ID: US 5666065 A

L16: Entry 6 of 7

File: DWPI

Sep 9, 1997

DERWENT-ACC-NO: 1997-456916 DERWENT-WEEK: 199742 COPYRIGHT 2006 DERWENT INFORMATION LTD

TITLE: Test circuit for <u>FETs</u> of firing circuit of inflatable <u>restraint</u> system of <u>vehicle</u> - biasses squib to intermediate voltage and turns on each <u>FET</u> alone to apply battery or ground voltage to squib, and high and low voltage detectors sense voltage excursion past respective thresholds to verify FET operation

#### Feb 5, 1991

Full Title Citation Front Review Classification Date Reference Company Claims MMC Draw

## □ 7. Document ID: EP 518501 A1, KR 126667 B1, AU 9218036 A, CA 2069214 A, US 5261694 A, EP 518501 B1, DE 69209151 E, CA 2069214 C

L16: Entry 7 of 7 Fil

File: DWPI

Dec 16, 1992

DERWENT-ACC-NO: 1992-417372 DERWENT-WEEK: 199952 COPYRIGHT 2006 DERWENT INFORMATION LTD

TITLE: <u>Vehicle</u> passenger <u>restraint</u> firing circuit – uses microprocessor to control operation with diagnostic ASIC monitoring crash sensor to bias safer sensor and replace inoperable <u>FET</u> under failure conditions

Full Title Citation Front Review Classification Date Reference The Chairman Clairman 1300C Draw D

Clear Generate Collection Print Ewd Refs Bkwd Refs Generate OACS

Terms	Documents
L15 and FET\$	7

Display Format: - Change Format

Previous Page Next Page Go to Doc#

		Fwd Refs	Previous	Doc	<u>Next Do</u>	<u>c Go</u>	to Doc#
En	d of Re	sult Set					
			Generate:	Collection	Print		
	~						
L	18: Entry	7 1 of 1		File: (	JSPT		Nov 16, 1993
DOCU		<u>261694</u> NTIFIER: US 526 <b>for <u>Certificat</u></b>		<u>on</u> **			
TITI	E: Recon	figurable air b	ag firing circ	uit			
DATE	-ISSUED:	November 16, 1	993				
		ORMATION:					
NAMI	_		ITY			CODE	COUNTRY
	te; Craig ser; Kevi		rosse Pointe armington	MI MI			
	e; James		oseville	MI			
-							
		ORMATION:					
NAMI			CITY		STATE ZIP C	ODE COUNTE	RY TYPE CODE
Auto Inc.		ystems Laborato	ry, Farmingt Hills	on	MI		02
	-NO: 07/ FILED:	715344 <u>[PALM]</u> June 14, 1991					
INT-	CL-ISSUE	D: [05] B60R 21,	/16				
		: 280/735; 307/ I: <u>280/735</u> ; <u>307</u> ,					
FIEL 340/		SSIFICATION-SEA	RCH: 280/735,	180/274,	180/282, 3	307/10.1,	340/436,
See	applicat	ion file for con	mplete search	history.			
PRIO	R-ART-DI	SCLOSED:					
			U.S. PATEN	IT DOCUM	ENTS		
		Sea	rch Selected	Search /	NLL Clea	I	
	PAT-NO	ISSUE-DAT	E	PATEN	ree-name	US	-CL
	4851705	July 1989			r et al.		0/735
	4958851	_		Behr	et al.		0/735
_		-					

.

•

White

73/1D

5060504 October 1991

5085464 

340/436

ART-UNIT: 316

PRIMARY-EXAMINER: Tyson; Karin L. ATTY-AGENT-FIRM: Lyon & Delevie

ABSTRACT:

An air bag firing circuit comprises a firing path which includes in series a safing sensor, a squib, and a FET operated under microprocessor control in response to the output of an electronic crash sensor. A power supply maintains a known voltage across the firing path sufficient to explode the squib upon simultaneous "closure" of both the safing sensor and the FET operated by the microprocessor in response to crash sensor output. Normally, upon detection of a failure in the electronic crash sensor, its supporting electronics, or the FET actuated in response thereto, the microprocessor reconfigures the firing threshold of the safing sensor, as by applying a current to its integral test coil to increasingly bias the sensor's inertial mass away from its switch contacts. However, if a failure of the safing sensor is detected, reconfiguration of its threshold is inhibited notwithstanding the failure of other circuit components to prevent inadvertent deployment of the air bag. Once the safing sensor is reconfigured, the microprocessor turns on another FET to pull one side of the squib to ground, thereby removing the inoperable FET from the firing path and ensuring continued protection of the vehicle passengers until the sensor is serviced or replaced.

5 Claims, 1 Drawing figures

Previous Doc Next Doc

Go to Doc#

## <u>First Hit</u> <u>Fwd Refs</u> End of Result Set

Previous Doc N

Next Doc Go to Doc#

Generate Collection Print

L20: Entry 1 of 1

File: USPT

Nov 16, 1993

DOCUMENT-IDENTIFIER: US 5261694 A \*\* See image for <u>Certificate of Correction</u> \*\* TITLE: Reconfigurable air bag firing circuit

#### Abstract Text (1):

An air bag firing circuit comprises a firing path which includes in series a safing sensor, a squib, and a FET operated under microprocessor control in response to the output of an electronic crash sensor. A power supply maintains a known voltage across the firing path sufficient to explode the squib upon simultaneous "closure" of both the safing sensor and the FET operated by the microprocessor in response to crash sensor output. Normally, upon detection of a failure in the electronic crash sensor, its supporting electronics, or the FET actuated in response thereto, the microprocessor reconfigures the firing threshold of the safing sensor, as by applying a current to its integral test coil to increasingly bias the sensor's inertial mass away from its switch contacts. However, if a failure of the safing sensor is detected, reconfiguration of its threshold is inhibited notwithstanding the failure of other circuit components to prevent inadvertent deployment of the air bag. Once the safing sensor is reconfigured, the microprocessor turns on another <u>FET</u> to pull one side of the squib to ground, thereby removing the inoperable FET from the firing path and ensuring continued protection of the vehicle passengers until the sensor is serviced or replaced.

#### Brief Summary Text (10):

The improved control circuit for a vehicle passenger safety restraint of the instant invention comprises a low-threshold acceleration sensor, or "safing sensor," whose acceleration-responsive switch is connected in series with an explosive squib and a <u>FET</u>, with the FET closing under microprocessor control in response to the output of an electronic sensor employing a relatively-higher threshold. Upon the detection of a failure of the crash-discriminating electronic acceleration sensor functionality, the circuit reconfigures the firing circuit by raising the acceleration threshold of the safing sensor and then, after a suitable delay, removing the <u>FET</u> from the firing path by pulling down the side of the squib opposite the safing sensor to ground. In the preferred embodiment of the invention, the safing sensor is tested, and its threshold alternatively raised, by passing a current from a constant current source through a test coil integral to the sensor, as controlled by an application specific integrated circuit.

#### Detailed Description Text (2):

Referring to the drawing, an exemplary air bag firing circuit 10 according to the instant invention comprises a firing path 12 which includes, in series, the normally-open, relatively-low-threshold acceleration-responsive switch 14 of an acceleration sensor (hereinafter "safing sensor 16"); and parallel firing path legs 18a and 18b each having in series an explosive squib 20 for triggering deployment of a driver's-side and a passenger's-side air bag, respectively (both not shown), and a <u>FET</u> ("firing <u>FET</u> 22") for pulling down the side of each squib 20 opposite the safing sensor 16 to ground when operated by a microprocessor 24. The microprocessor

24 is itself responsive to the output of an electronic crash sensor integrated within an Application Specific Integrated Circuit ("Sensor ASIC 26"), as more fully described below.

#### Detailed Description Text (3):

A power supply 28 applies a known supply voltage V.sub.s across the firing path 12 sufficient to explode each squib 20 upon the simultaneous closure of the safing sensor's switch 14 and the firing  $\underline{FET}$  22 connected to the squib 20. The power supply 28 includes a capacitor 30 and charge pump 32 to maintain the applied voltage V.sub.s if the battery 34 connected thereto malfunctions or is otherwise isolated therefrom during a vehicle collision.

#### Detailed Description Text (5):

Similarly, a constructed embodiment of the crash sensor integrated into the Sensor ASIC 26 is disclosed in our co-pending U.S. patent application Ser. No. 07/413,318 filed Sep. 27, 1989, now U.S. Pat. No. 5,060,504 issued Oct. 29, 1991, and entitled "Self-Calibrating Accelerometer," which teaching is also hereby incorporated herein by reference. Simply stated, the electronic sensor within the Sensor ASIC 26 provides an analog output proportional to vehicle acceleration, as through the incorporation of a piezoresistive element in the support beam of the sensor's micromachined cantilevered inertial mass. After analog-to-digital conversion of the electronic sensor's output within the Sensor ASIC 26, the resulting acceleration data is communicated to the microprocessor 24 via a Serial Peripheral Interface ("SPI 40"), whereupon the microprocessor 24 determines whether a threshold acceleration has been exceeded, thereby indicating a crash condition. If a crash condition is indicated, the microprocessor 24 turns on the firing <u>FETs</u> 22 to pull down the side of each squib 20 opposite the safing sensor 16 to ground.

#### Detailed Description Text (6):

The normally-open switch 14 of the safing sensor 16 and each firing <u>FET</u> 22 are shunted by a resistor 42 of like nominal resistance. Preferably, the nominal resistance of the shunting resistors 42 is several orders of magnitude larger than the nominal internal resistance of each of the squibs 20. In normal operation, the shunting resistors 42 maintain a relatively-low current flow through the firing path 12 and, hence, through the squibs 20 thereof. Upon the simultaneous closure of the safing sensor 16 and the firing <u>FETS</u> 22 in response to an acceleration exceeding the respective thresholds of the safing sensor 16 and the electronic crash sensor within the ASIC 26 (as determined by the microprocessor 24), the shunting resistors 42 are shorted and the current flowing through each squib 20 increases to a value above the firing threshold thereof to explode same and trigger deployment of each air bag.

#### Detailed Description Text (8):

An additional <u>FET</u> ("reconfiguration <u>FET</u> 46") is connected to the firing path 12 at points on each leg 18a and 18b between the squib 20 and the firing <u>FET</u> 22 thereon via a diode 48, with the reconfiguration <u>FET</u> 46 being controlled by the Sensor ASIC 26. The reconfiguration <u>FET</u> 46 allows the Sensor ASIC 26 to pull the side of each squib 20 opposite the safing sensor 16 to ground when the Diagnostic ASIC 44 detects a failure of the Sensor ASIC's integral electronic crash sensor or its supporting electronics, including failures of the microprocessor 24 or the <u>FETs</u> 22 controlled by the microprocessor 24.

#### Detailed Description Text (9):

Under the instant invention, reconfiguration of the circuit's firing path 12 is controlled by the two ASICs 26 and 44, the constant current source 36, and the microprocessor 24, as follows: in the circuit's normal mode of operation, the microprocessor 24 initiates firing-path reconfiguration through the use of a watchdog timer in the Diagnostic ASIC 44. Specifically, the microprocessor 24 periodically resets the timer by sending reconfiguration pulses 50 to the Diagnostic ASIC 44. If the microprocessor 24 detects a failure of the Sensor ASIC 26, e.g., the failure of its electronic crash sensor to properly respond to acceleration, or excessive electromagnetic interference ("EMI"), the microprocessor 24 stops transmitting reconfiguration pulses 50 to the Diagnostic ASIC 44, and the timer runs out to trigger reconfiguration. Similarly, the microprocessor 24 will request reconfiguration of the circuit's firing path 12 upon detecting a failure of any of the firing <u>FETs</u> 22 or the reconfiguration <u>FET</u> 46. A suitable period for the watchdog timer is believed to be about 250 msec.

#### Detailed Description Text (12):

Once triggered, the reconfiguration sequence for the instant circuit 10 is as follows: the Diagnostic ASIC 44 first determines whether the safing sensor 16 has been shorted to ground by monitoring the voltage at a point 58 on the firing path 12 between the safing sensor 16 and both squibs 20. If continuing safing sensor functionality (and firing path integrity) is confirmed, the Diagnostic ASIC 44 will send signals 62, 64, and 66 through PHASE, I.sub.0 and I.sub.1 terminals of the constant current source 36, respectively, whereby the current 60 is directed in a second direction through the sensor's test coil 38 to increase its threshold by increasingly biasing its switch 14 in the open position. When the current source 36 is turned on, the current source 36 also generates current sense pulses 68 which are counted by the Sensor ASIC 26. After a suitable number of pulses 68 are counted by the Sensor ASIC 26, thereby representing a reasonable time delay to permit the reconfigured safing sensor 16 to achieve a steady-state heightened threshold, the Sensor ASIC 26 turns on the reconfiguration FET 46 to pull down the sides of the squibs 20 opposite the safing sensor 16 to ground. The firing path 12 of the instant circuit 10 is thus reconfigured, with the heightened-threshold safing sensor 16 thereafter operating as the circuit's crash-discriminating sensor.

#### Detailed Description Text (14):

If the monitored voltage at point 58 on the firing path 12 indicates a shorted safing sensor 16, the Diagnostic ASIC 44 terminates the reconfiguration sequence, since it otherwise might result in inadvertent deployment of the air bags if the reconfiguration <u>FET</u> 46 would thereafter be turned on.

#### Detailed Description Text (16):

While the preferred embodiment of the invention has been disclosed, it should be appreciated that the invention is susceptible of modification without departing from the spirit of the invention or the scope of the subjoined claims. For example, under the instant invention, the Sensor and Diagnostic ASICs 26 and 44 may be repackaged so as to place all reconfiguration control in a separate Reconfiguration ASIC which is therefore wholly independent from the components providing diagnostic capability. Such a reconfiguration ASIC would preferably incorporate V.sub.s, current sense, and voltage monitoring inputs; PHASE, I.sub.0, I.sub.1, reconfiguration <u>FET</u> control, and reconfiguration pulse outputs; and SPI communication with other circuit components regarding electronic sensor output, test signal requests, and other circuit component status communication.

## Previous Doc Next Doc Go to Doc#

Hit List

First Hit Your wildcard search against 10000 terms has yielded the results below. Your result set for the last L# is incomplete.

The probable cause is use of unlimited truncation. Revise your search strategy to use limited truncation.

 Clear
 Generate Collection
 Print
 Fwd Refs
 Bkwd Refs

 Generate OACS

Search Results - Record(s) 1 through 7 of 7 returned.

Document ID: US 5668723 A  $\square$  1. Using default format because multiple data bases are involved. L16: Entry 1 of 7 File: USPT Sep 16, 1997 US-PAT-NO: 5668723 DOCUMENT-IDENTIFIER: US 5668723 A TITLE: Method and apparatus for sensing a vehicle crash using crash energy DATE-ISSUED: September 16, 1997 INVENTOR-INFORMATION: NAME CITY STATE ZIP CODE COUNTRY Blackburn; Brian K. Rochester MI US-CL-CURRENT: 701/45 Title Citation Front Review Classification Date Reference Claims Claims 10000 Draws ( □ 2. Document ID: US 5216607 A L16: Entry 2 of 7 File: USPT Jun 1, 1993

US-PAT-NO: 5216607 DOCUMENT-IDENTIFIER: US 5216607 A \*\* See image for <u>Certificate of Correction</u> \*\*

TITLE: Method and apparatus for sensing a  $\underline{vehicle}$  crash using energy and velocity as measures of crash violence

Full Title Citation Front Review Classification Date Reference Contained Claims 10040 Grave D

## □ 3. Document ID: US 4990884 A

L16: Entry 3 of 7 Fi

US-PAT-NO: 4990884 DOCUMENT-IDENTIFIER: US 4990884 A

TITLE: Method and apparatus for testing an airbag restraint system

Full Title Citation Front Review Classification Date Reference France Classification Claims Field Draw C

□ 4. Document ID: US 4835513 A

L16: Entry 4 of 7

File: USPT

May 30, 1989

US-PAT-NO: 4835513 DOCUMENT-IDENTIFIER: US 4835513 A \*\* See image for <u>Certificate of Correction</u> \*\*

TITLE: Method and apparatus for testing an airbag restraint system

Full Title Citation Front Review Classification Date Reference

□ 5. Document ID: US 5872460 A

L16: Entry 5 of 7

File: DWPI

Feb 16, 1999

DERWENT-ACC-NO: 1999-166796 DERWENT-WEEK: 199914 COPYRIGHT 2006 DERWENT INFORMATION LTD

TITLE: <u>FET</u> based firing circuit test apparatus in supplemental inflatable <u>restraint</u> (SIR) system

□ 6. Document ID: US 5666065 A

L16: Entry 6 of 7

File: DWPI

Sep 9, 1997

DERWENT-ACC-NO: 1997-456916 DERWENT-WEEK: 199742 COPYRIGHT 2006 DERWENT INFORMATION LTD

TITLE: Test circuit for <u>FETs</u> of firing circuit of inflatable <u>restraint</u> system of <u>vehicle</u> - biasses squib to intermediate voltage and turns on each <u>FET</u> alone to apply battery or ground voltage to squib, and high and low voltage detectors sense voltage excursion past respective thresholds to verify FET operation

Feb 5, 1991

 $\sim$ 

File: USPT

Full Title Citation Front Review Classification Date Reference

# □ 7. Document ID: EP 518501 A1, KR 126667 B1, AU 9218036 A, CA 2069214 A, US 5261694 A, EP 518501 B1, DE 69209151 E, CA 2069214 C

L16: Entry 7 of 7 File: DWPI

Dec 16, 1992

J

DERWENT-ACC-NO: 1992-417372 DERWENT-WEEK: 199952 COPYRIGHT 2006 DERWENT INFORMATION LTD

1 2

TITLE: <u>Vehicle</u> passenger <u>restraint</u> firing circuit - uses microprocessor to control operation with diagnostic ASIC monitoring crash sensor to bias safer sensor and replace inoperable <u>FET</u> under failure conditions

Print

Full Title Offation Front Review Classification Date Reference Frence Claims Claims Dool Draws for

Clear Generate Collection

Fwd Refs Bkwd Refs

Generate OACS

Terms	Documents
L15 and FET\$	7

Display Format: - Change Format

Previous Page Next Page Go to Doc#

<u>First Hit</u> Fwo	00000000	Cevious Doc Generate Collec		oc <u>Go</u>	to Doc#
	. · · · ·				
L16: Entry 1 o	of 7	Fil	e: USPT		Sep 16, 1997
US-PAT-NO: 56687 DOCUMENT-IDENTIF	723 FIER: US 5668723 A				
TITLE: Method an	nd apparatus for so	ensing a <u>veh</u>	<u>nicle</u> crash us	ing crash	energy
DATE-ISSUED: Sep	tember 16, 1997				
INVENTOR-INFORMA	TION:				
NAME	CI	ТҮ	STATE ZIP	CODE	COUNTRY
Blackburn; Brian	ıK. Ro	chester	MI		
ASSIGNEE-INFORMA	TION:				
NAME		CITY	STATE ZIP COL	E COUNTRY	TYPE CODE
TRW <u>Vehicle</u> Safe	ety Systems Inc.	Lyndhurst	ОН		02
APPL-NO: 08/6504	24 [PALM]				

APPL-NO: 08/650424 [PALM] DATE FILED: May 20, 1996

#### PARENT-CASE:

RELATED APPLICATIONS This application is a continuation-in-part of U.S. patent application Ser. No. 07/818,280, filed Jan. 8, 1992, now U.S. Pat. No. 5,546,307 entitled "METHOD AND APPARATUS FOR DISCRIMINATING <u>VEHICLE</u> CRASH CONDITIONS" filed in the name of Joseph F. Mazur et al. which is a continuation-in-part of U.S. Ser. No. 07/520,417, filed May 11, 1990, in the name of Diller et al., entitled METHOD AND APPARATUS FOR SENSING A <u>VEHICLE</u> CRASH USING ENERGY AND VELOCITY AS MEASURES OF CRASH VIOLENCE" which is now U.S. Pat. No. 5,216,607, issued Jun. 1, 1993, which is a continuation-in-part of U.S. Ser. No. 07/358,875, filed May 30, 1989, in the name of Brian K. Blackburn entitled "METHOD AND APPARATUS FOR SENSING A <u>VEHICLE</u> CRASH", which is now U.S. Pat. No. 4,979,763 issued Dec. 25, 1990.

INT-CL-ISSUED: [06] <u>B60</u> <u>R</u> <u>21/32</u>

US-CL-ISSUED: 701/45 US-CL-CURRENT: 701/45

FIELD-OF-CLASSIFICATION-SEARCH: 364/424.055, 364/424.056, 364/424.057, 180/282, 180/232, 180/271, 280/728, 280/734, 280/735, 340/438, 340/436, 307/9.1, 307/10.1 See application file for complete search history.

PRIOR-ART-DISCLOSED:

#### U.S. PATENT DOCUMENTS

Search Selected Search ALL Clear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
3703300	November 1972	Gillund et al.	280/150AB
3870894	March 1975	Brede et al.	307/9
<u>3911391</u>	October 1975	Held et al.	340/52H
4020453	April 1977	Spies et al.	340/52H
4166641	September 1979	Okada et al.	280/735
4638179	January 1987	Mattes et al.	307/105B
4804859	February 1989	Swart	307/105B
4842301	June 1989	Feldmaier	280/735
<u>4851705</u>	July 1989	Musser et al.	307/10.1
4873452	October 1989	Morota et al.	307/10.1

ART-UNIT: 234

PRIMARY-EXAMINER: Teska; Kevin J.

ASSISTANT-EXAMINER: Walder, Jr.; Stephen J.

ATTY-AGENT-FIRM: Tarolli, Sundheim, Covell, Tummino & Szabo

ABSTRACT:

A method and apparatus is disclosed for providing a passenger restraint actuation signal for use in an actuatable passenger restraint system in a vehicle is provided. A sensor provides a signal indicative of crash acceleration. A crash energy value is determined from the crash acceleration signal and is compared against an energy threshold value. If the determined crash energy value equals or exceeds the energy threshold value, a passenger restraint actuation signal is provided.

2 Claims, 13 Drawing figures

Previous Doc Next Doc Go to Doc#

### <u>First Hit</u>

## Previous Doc Next Doc Go to Doc#

Generate Collection Print

L16: Entry 5 of 7

File: DWPI

Search ALL

Clear

Feb 16, 1999

DERWENT-ACC-NO: 1999-166796 DERWENT-WEEK: 199914 COPYRIGHT 2006 DERWENT INFORMATION LTD

TITLE: <u>FET</u> based firing circuit test apparatus in supplemental inflatable <u>restraint</u> (SIR) system

INVENTOR: ANDERSON, T; BENNETT, P T ; CONSTABLE, R K ; GRAY, R C ; RAVAS, R J

PATENT-ASSIGNEE: DELCO ELECTRONICS CORP (DELCN)

PRIORITY-DATA: 1996US-0726897 (October 4, 1996)

Search Selected

PATENT-FAMILY:

PUB-NO	PUB-DATE	LANGUAGE	PAGES	MAIN-IPC
<u>US 5872460 A</u>	February 16, 1999		011	G01R031/26

APPLICATION-DATA:

PUB-NO	APPL-DATE	APPL-NO	DESCRIPTOR
US 5872460A	October 4, 1996	1996US-0726897	

INT-CL (IPC): <u>B60 R 21/32; G01 R 31/26</u>

ABSTRACTED-PUB-NO: US 5872460A BASIC-ABSTRACT:

NOVELTY - The gate drive circuits (26,28) are connected with logic module (42) that responds to detection results of current detectors (32,50) and voltage detectors (38,40). When the short condition is indicated by the detection result of the current detector, the selected <u>FET</u> is turned OFF, independent of the microprocessor based deployment controller (12).

DETAILED DESCRIPTION - The gate drive circuits (26,28) turn on a selected <u>FET</u> to test operability of such <u>FET</u>, in response from a microprocessor based deployment controller. The current detector detects firing circuit current and if this detection results exceeds current threshold, short condition is indicated. The voltage detectors are also connected to the firing circuit for detecting whether variance of voltage on squib between <u>FETs</u> serially coupled between voltage source and ground, exceeds set voltage threshold values where the threshold values are above and below a regulated voltage applied to the squib. When the detection result of the voltage detector indicates that detected voltage on squib breaches one of the voltage threshold values, then the selected FET is disabled.

USE - For supplemental inflatable restraint system for inflating airbag in

#### automotive vehicles.

ADVANTAGE - Facilitates rapid testing of <u>FETs</u> of SIR firing circuit even when it is subjected to wide ranges of voltages due to shorts. Even in case of resistive short, the short is detected by sensing abnormal loop voltage and thus turns off the selected <u>FET</u>. <u>FETs</u> of the SIR firing loop is tested without any danger of firing the squib even when short condition occurs.

DESCRIPTION OF DRAWING(S) - The figure depicts the SIR control for inflating airbag of automotive <u>vehicle</u>.

Microprocessor based deployment controller 12

Gate drive circuits 26,28

Current detectors 32,50

Voltage detectors 38,40

Logic module 42

ABSTRACTED-PUB-NO: US 5872460A EQUIVALENT-ABSTRACTS:

CHOSEN-DRAWING: Dwg.1/5

DERWENT-CLASS: Q17 S01 S02 U11 EPI-CODES: S01-G02B; S02-J02E; U11-F01C5;

Previous Doc Next Doc (

Go to Doc#

<u>First Hit</u> <u>Fwd Refs</u> End of Result Set	Previou	<u>s Doc</u>	<u>Next Doc</u>	Go to Doc#
	Generat	e Collection	Print	
L14: Entry 1 of 1		File:	USPT	Jul 4, 1995
US-PAT-NO: <u>5430314</u> DOCUMENT-IDENTIFIER: US	5430314 A			
TITLE: Power device with	buffered gate a	shield re	gion	
DATE-ISSUED: July 4, 199	95			
INVENTOR-INFORMATION: NAME	CITY	CMAME		COUNTRY
NAME Yilmaz; Hamza	Saratoga	STATE CA	ZIP CODE	COUNTRY
ASSIGNEE-INFORMATION:				
NAME Siliconix Incorporated	CITY Santa Clara		ZIP CODE CO	OUNTRY TYPE CODE 02
APPL-NO: 07/873423 [PF DATE FILED: April 23, 19				
INT-CL-ISSUED: [06] <u>H01</u>	<u>L 29/10, H01 L 2</u>	<u>29/78, но</u>	<u>1 L 27/14, но</u>	<u>01 L 31/00</u>
US-CL-ISSUED: 257/328; 2 US-CL-CURRENT: <u>257/328;</u> <u>257/E29.257</u>				<u>257/E29.066</u> ,
FIELD-OF-CLASSIFICATION- 257/341 See application file for				57/337, 257/340,
PRIOR-ART-DISCLOSED:		- -		
	U.S. PAT	ENT DOCUM	ENTS	
	Search Selected	Search	ALL	
PAT-NO ISSUE-	DATE	PATENTE	E-NAME	US-CL
☐ 4532534 July 1	985	Ford et	al.	357/23.4

.

•

.

4532534	July 1985	Ford et al.	357/23.4
4631564	December 1986	Neilson et al.	357/23.4
4819044	April 1989	Murakami	
4985739	January 1991	Lapham et al.	357/22
<u>5136349</u>	August 1992	Yilmaz et al.	357/23.4
	<u>4631564</u> <u>4819044</u> <u>4985739</u>	4631564         December 1986           4819044         April 1989           4985739         January 1991	4631564         December 1986         Neilson et al.           4819044         April 1989         Murakami           4985739         January 1991         Lapham et al.

#### FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO	PUBN-DATE	COUNTRY	CLASS
293846A1	May 1988	EP	
335750A3	April 1989	EP	
60-249367	December 1985	JP	
61-80860	April 1986	JP	
61-84865	April 1986	JP	
63-73564	April 1988	JP	
63-84070	April 1988	JP	
1-276770	November 1989	JP	
2-35780	February 1990	JP	
3173180	July 1991	JP	
2137811	October 1984	GB	
2166290	April 1986	GB	

#### OTHER PUBLICATIONS

Conference Record of the 1986 IEEE Industry Applications Society Annual Meeting, vol. 1, Oct. 1986, Denver, Colo., "Optimization of Power MOSFET Body Diode for Speed and Ruggedness", by Hamza Yilmaz et al., pp. 330-334. "Design Optimization of Power MOSFET With Built-In Flyback Diode", by Yilmaz et al., Power Electronics Semiconductor Department, General Electric Co., Syracuse, N.Y., pp. 1-6. "MOSPOWER Applications Handbook", Severns et al., Siliconix Incorporated, 1984, pp. 5-57 through 5-64. "Semiconductor Power Devices", Sorab K. Ghandhi, Rensselaer Polytechnic Institute, John Wiley & Sons, N.Y., 1977, pp. 1-17 and 172-176.

ART-UNIT: 253

PRIMARY-EXAMINER: Crane; Sara W.

ASSISTANT-EXAMINER: Wallace; Valencia M.

ATTY-AGENT-FIRM: Skjerven, Morrill, MacPherson, Franklin & Friel

ABSTRACT:

The present invention provides a gate buffer region between a gate shield region and active cells of a power device. This gate buffer region may, for example, be a relatively narrow, strip-like doped region which extends into an epitaxial layer from an upper surface of the epitaxial layer. The gate shield region is connected to a source electrode of the power device via a relatively high impedance connection. The gate buffer region, on the other hand, is connected to the source electrode with a relatively low impedance connection. This relatively low impedance connection may, for example, be a substantially direct metallized connection from a metal source electrode to the gate buffer region at the surface of the epitaxial layer.

15 Claims, 18 Drawing figures

First Hit

## Previous Doc Next Doc Go to Doc#

Generate Collection Print

L16: Entry 6 of 7

File: DWPI

Sep 9, 1997

DERWENT-ACC-NO: 1997-456916 DERWENT-WEEK: 199742 COPYRIGHT 2006 DERWENT INFORMATION LTD

TITLE: Test circuit for <u>FETs</u> of firing circuit of inflatable <u>restraint</u> system of <u>vehicle</u> - biasses squib to intermediate voltage and turns on each <u>FET</u> alone to apply battery or ground voltage to squib, and high and low voltage detectors sense voltage excursion past respective thresholds to verify FET operation

INVENTOR: ANDERSON, T; CONSTABLE, R K ; RAVAS, R J

PATENT-ASSIGNEE: DELCO ELECTRONICS CORP (DELCN)

PRIORITY-DATA: 1996US-0651073 (May 22, 1996)

Search Selected Search ALL Clear

PATENT-FAMILY:

PUB-NO	PUB-DATE	LANGUAGE	PAGES	MAIN-IPC
<u>US 5666065 A</u>	September 9, 1997		007	G01R031/28

APPLICATION-DATA:

PUB-NO	APPL-DATE	APPL-NO	DESCRIPTOR
US 5666065A	May 22, 1996	1996US-0651073	

INT-CL (IPC): <u>B60 Q 1/00; G01 M 19/00; G01 R 31/28</u>

ABSTRACTED-PUB-NO: US 5666065A BASIC-ABSTRACT:

An automotive supplemental inflatable <u>restraint</u> system has a firing circuit containing a squib between two <u>FETs</u> serially coupled between a voltage source and ground for effecting inflation of a <u>restraint</u>, and a deployment circuit for controlling the firing circuit. The test circuit for <u>FETs</u> comprises a regulated voltage source applied to the squib. A

detector is coupled to the firing circuit for detecting variance of the voltage on the squib beyond set thresholds above and below the regulated voltage.

The gate responds to a test signal for turning on a selected  $\underline{FET}$  so that the voltage on the squib varies beyond one of the thresholds while the selected  $\underline{FET}$  is on. The gate has a logic circuit responsive to the detector for preventing conductance of the selected  $\underline{FET}$  when the voltage breaches a threshold so that the selected  $\underline{FET}$ , if turned on, is held on for only a short period. The logic circuit has a device for producing an output signal indicative of  $\underline{FET}$  operability. If a short is present before the  $\underline{FET}$  is commanded on, a detector and the logic circuit

prevents FET conduction to avoid firing or degrading the squib.

USE/ADVANTAGE - For rapidly testing  $\underline{FETs}$  of SIR firing circuit while minimising likelihood of short occurring during testing. Also tests for shorts to battery or to ground with same circuit used for  $\underline{FET}$  tests.

ABSTRACTED-PUB-NO: US 5666065A EQUIVALENT-ABSTRACTS:

CHOSEN-DRAWING: Dwg.1/4

DERWENT-CLASS: Q16 S01 S02 T01 X22 EPI-CODES: S01-D01B5; S01-G04A1; S02-G03; S02-J02E; T01-J07C; X22-A07;

Previous Doc Next Doc Go to Doc#

## Hit List

First Hit

.

.

ъJ

Generate Collection Print Generate OACS Bkwd Refs

**Ewd Refs** 

J

## Search Results - Record(s) 1 through 1 of 1 returned.

□ 1.	Document ID:	<u>US 5666</u>	<u>6065 A</u>				
L17: Entr	y 1 of 1		Fil	e: USPT		Sep 9,	1997
US-PAT-NO: 5 DOCUMENT-IDE	5666065 Entifier: <u>US 566606</u>	5 A					
TITLE: Fast	acting FET test ci	rcuit for	SIR di	agnostic	s		
DATE-ISSUED:	: September 9, 1997						
INVENTOR-INF	FORMATION:						
NAME		CI	TY	STATE	ZIP CODE	COUNTRY	
Ravas; Rich	ard Joseph	Ко	komo	IN			
Anderson; T	errell	Ca	rmel	IN			
Constable;	Robert Keith	Ko	komo	IN			
ASSIGNEE-INI NAME	FORMATION:	CITY	STATE	ZIP CODE	e country	TYPE CODE	
Delco Elect	ronics Corp.	Kokomo	IN			02	
	/651073 <u>[PALM]</u> May 22, 1996						
INT-CL-ISSUE	ED: [06] <u>G01 R 31/2</u>	<u>8, B60 Q</u>	<u>1/00, c</u>	<u>01 M 19/</u>	<u>00</u>		
	D: 324/769; 324/505 NT: <u>324/769</u> ; <u>324</u> / <u>50</u>						
340/438, 280	ASSIFICATION-SEARCH 0/735, 307/10.1 tion file for compl				505, 340/61	, 340/436,	
PRIOR-ART-DI	ISCLOSED:						
		U.S. PA	TENT DO	CUMENTS			
PAT-NO	ISSUE-DATE	D	ATENTEE	-NAME	US-0	<u>эт.</u>	
5081442	January 1992		to et a			/438	
5166880	November 1992		urvi			424.05	
<u>3100000</u>	HOACHINGT TAAT	<b>L</b>	<b>AT A T</b>		554/		

5268643

December 1993

324/502

ART-UNIT: 223

PRIMARY-EXAMINER: Wieder; Kenneth A.

ASSISTANT-EXAMINER: Bowser; Barry C.

ATTY-AGENT-FIRM: Navarre; Mark A.

#### ABSTRACT:

The firing circuit of an inflatable restraint system is tested to verify operation of two FETs in series with a squib which are used to apply current to the squib. For the test the squib is biased to an intermediate voltage and each FET is turned on alone to apply battery or ground voltage to the squib. High and low voltage detectors sense the voltage excursion past respective thresholds to verify FET operation, and a logic circuit immediately turns off the FET to result in a very short FET on time. If a short is present before the FET is commanded on, a detector and the logic circuit prevents FET conduction to avoid firing or degrading the squib.

7 Claims, 4 Drawing figures

Full	Title	Citation	Frent	Review	Classification	Erate	Reference		rt allact c	Claime	[]4640]	Craw C
Clear		Genera	ite Coll	ection	Print	F	wd Refs	Bky	vd Refs	Gener	ate Ø	ACS
	[ <b>r</b>							<u> </u>				
	Те	rms						Doc	ument	S		
	US	-566	606	5-A.	did.				·		1	

Display Format: TI Change Format

Go to Doc#

Previous Page Next Page

http://westbrs:9000/bin/cgi-bin/PreSearch.pl?state=fdammj.36.6&f=TOC&TOTAL\_REC=7... 5/26/06

**IRFL210** 

 $V_{DSS} = 200V$ 

 $R_{DS(on)} = 1.5\Omega$ 

l<sub>D</sub> = 0.96A


PD-9.868

## International ISR Rectifier

٠:

HEXFET<sup>®</sup> Power MOSFET


- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements



#### Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOT-223 package is designed for surface-mounting using vapor phase, infra red, or wave soldering techniques. Its unique package design allows for easy automatic pick-and-place as with other SOT or SOIC packages but has the added advantage of improved thermal performance due to an enlarged tab for heatsinking. Power dissipation of greater than 1.25W is possible in a typical surface mount application.



#### Absolute Maximum Ratings

	Parameter	Max.	Units	
lp @ Tc = 25°C	Continuous Drain Current, VGS @ 10 V	0.96		
Ip @ Tc = 100°C	Continuous Drain Current, Vas @ 10 V	0.60	A	
Ірм	Pulsed Drain Current ①	7.7		
Pp @ Tc = 25°C	Power Dissipation	3.1	w	
PD @ TA = 25°C	Power Dissipation (PCB Mount)**	2.0		
	Linear Derating Factor	0.025	w^c	
	Linear Derating Factor (PCB Mount)**	0.017	V. 0	
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V	
EAS	Single Pulse Avalanche Energy Ø	50	mJ	
IAR	Avalanche Current ①	0.96	A	
EAR	Repetitive Avalanche Energy ①	0.31	mJ	
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns	
TJ, TSTG	Junction and Storage Temperature Range	-55 to +150	°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)		

#### **Thermal Resistance**

		Parameter	Min.	Тур.	Max.	Units
•	Reac	Junction-to-PCB	_	—	40	°C/₩
	Reja	Junction-to-Ambient (PCB mount)**	-		60	0.11

\*\* When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.



## IRFL210

È

6

#### IØR

## Electrical Characteristics @ $T_J = 25^{\circ}C$ (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V(BRIDSS	Drain-to-Source Breakdown Voltage	200		_	V	Vgs=0V, 1p= 250µA
ΔV(BR)DSS/ΔTJ	Breakdown Voltage Temp. Coefficient		0.30	_	V/°C	Reference to 25°C, lp= 1mA
RDS(on)	Static Drain-to-Source On-Resistance		-	1.5	Ω	VG5=10V, ID=0.58A ()
VGS(th)	Gate Threshold Voltage	2.0	-	4.0	V	Vos=Vgs, ID= 250µA
gts .	Forward Transconductance	0.51	—	-	S	Vos=50V, Ip=0.58A ④
		-	-	25		Vps=200V, Vgs=0V
loss	Drain-to-Source Leakage Current	—	—	250	μA	VDS=160V, VGS=0V, TJ=125°C
	Gate-to-Source Forward Leakage	-	-	100	nA	V <sub>GS</sub> =20V
lgss	Gate-to-Source Reverse Leakage	-	—	-100	1 114	V <sub>GS</sub> =-20V
Qg	Total Gate Charge	-	-	8.2	ļ	ID=3.3A
Qgs	Gate-to-Source Charge	<b></b>	-	1.8	nC	V <sub>DS</sub> =160V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge		—	4.5		V <sub>GS</sub> =10V See Fig. 6 and 13 @
tot(on)	Turn-On Delay Time	-	8.2		]	Vpp=100V
tr	Rise Time		17	—	ns	ID=3.3A
td(off)	Tum-Off Delay Time	-	14	—		R <sub>G</sub> =24Ω
tı	Fall Time	-	8.9	-		R <sub>D</sub> =30Ω See Figure 10 ④
LD	Internal Drain Inductance	-	4.0	-	nH	Between lead, 6 mm (0.25in.) from package
Ls	Internal Source Inductance		6.0	-		and center of die contact
Ciss	Input Capacitance	Γ	140	-		V <sub>GS</sub> =0V
Coss	Output Capacitance		53		pF	V <sub>D6</sub> = 25V
Crss	Reverse Transfer Capacitance	-	15	-		f=1.0MHz See Figure 5

-

#### Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
ls	Continuous Source Current (Body Diode)	!	-	0.96	A	MOSFET symbol showing the
Ism	Pulsed Source Current (Body Diode) ①	-	-	7.7		p-n junction diode.
Vsp	Diode Forward Voltage		- 1	2.0	V .	TJ=25°C, Is=0.96A, VGS=0V @
tır	Reverse Recovery Time		150	310	ns	T,j=25°C, I⊨=3.3A
Qrr	Reverse Recovery Charge	-	0.60	1.4	μC	di/dt=100A/µs @
ton	Forward Turn-On Time	Intrinsic turn-on time is neglegible (turn-on Is dominated by Ls+Lp)				

#### Notes:


. . .

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11) ③ I<sub>SD</sub>≤3.3A, di/dt≤70A/µs, V<sub>DD</sub>≤V(BR)DSS, TJ≤150°C

② V<sub>DD</sub>=50V, starting T<sub>J</sub>=25°C, L=81mH R<sub>G</sub>=25Ω, I<sub>AS</sub>=0.96A (See Figure 12) ( Pulse width  $\leq$  300  $\mu s;$  duty cycle  $\leq\!\!2\%.$ 


894

.




IRFL210





896




897

...

**.** .

. .






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms





Fig 13a. Basic Gate Charge Waveform



IQR

Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

 Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

 Appendix B: Package Outline Mechanical Drawing – See page 1508

 Appendix C: Part Marking Information – See page 1516

 Appendix D: Tape & Reel Information – See page 1522

898

## <u>First Hit</u> <u>Previous Doc</u> <u>Next Doc</u> <u>Go to Doc#</u>

Generate Collection Print

L5: Entry 3 of 4

File: JPAB

Apr 11, 1991

DOCUMENT-IDENTIFIER: JP 03086013 A TITLE: OVERCURRENT PROTECTIVE CIRCUIT


<u>Abstract Text</u> (2): CONSTITUTION: Gate of an N-type field effect semiconductor(FET) 1 is connected through a forward diode 3 with the drain of a P-type FET 2, the gate of which is connected through a <u>reverse diode</u> 4 with the drain of the <u>N-type FET</u> 1. Consequently, the <u>N-type FET</u> 1 and the P-type FET 2 function complementarily to interrupt overcurrent and each gate retains the gate voltage at the time of interruption. Each gate retains the gate voltage at the time of interruption for a while even if the voltage between the drains of the FETs 1, 2 drops to 0V, and the <u>N-type FET</u> 1 and the P-type FET 2 are held in interrupted state. By such arrangement, a load circuit can be protected against overcurrent.

Application Date (1): 19890830

Previous Doc


<u>Next Doc</u>


Go to Doc#



## Your wildcard search against 10000 terms has yielded the results below. Your result set for the last L# is incomplete.

The probable cause is use of unlimited truncation. Revise your search strategy to use limited truncation. Search Results -





**Search History** 

DATE: Friday, May 26, 2006 Printable Copy Create Case

<u>Set</u> <u>Name</u> side by side	Query	<u>Hit</u> Count	<u>Set</u> <u>Name</u> result set
DB=F OP=OR	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; THES=ASSIGNEE; PLUR=YE	ES;	
<u>L23</u>	L22 and ((control\$ or adjust\$) with shift\$) same (position\$ with (gps\$ or satellite\$))	0	<u>L23</u>
<u>L22</u>	119 or 120 or 121	10	<u>L22</u>
DB=U	JSPT; THES=ASSIGNEE; PLUR=YES; OP=OR		
<u>L21</u>	(5940010   6278928   5926114)![PN]	3	<u>L21</u>
DB=F	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; THES=ASSIGNEE; PLUR=YE	ES;	
OP=OR			
<u>L20</u>	('20010034575'  '20020143454'  '6516262') [ABPN1,NRPN,PN,TBAN,WKU]	6	<u>L20</u>
<u>L19</u>	('20010034575'  '20020143454'  '6516262')[URPN]	1	<u>L19</u>

<u>L18</u>	L17 and ((control\$ or adjust\$) with shift\$) and (position\$ with (gps\$ or satellite\$))	3	<u>L18</u>	
<u>L17</u>	L16 and (learn\$ or "ai" or (artificial\$ adj intelligent\$) or (neural adj network\$)).clm.	358	<u>L17</u>	
<u>L16</u>	L15 or 114	54796	<u>L16</u>	
<u>L15</u>	(transmission\$ shift\$) and (gps\$ or satellite\$) and @pd<=20010330	35114	<u>L15</u>	
<u>L14</u>	(transmission\$ shift\$) and (gps\$ or satellite\$) and @ad<=20010330	51985	<u>L14</u>	
DB=	PGPB,USPT; THES=ASSIGNEE; PLUR=YES; OP=OR			
<u>L13</u>	L12 and "gps"	5	<u>L13</u>	
<u>L12</u>	(learn\$ or "ai" or (artificial\$ adj intelligent\$) or (neural adj network\$)).clm. and L7	54	<u>L12</u>	
<u>L11</u>	L10 and "gps"	2	<u>L11</u>	
<u>L10</u>	L8 and (learn\$ or "ai" or (artificial\$ adj intelligent\$) or (neural adj network\$)).clm.	20	<u>L10</u>	
<u>L9</u>	L8 and gps.clm.	5	<u>L9</u>	
<u>L8</u>	L7 and (control\$ with transmi\$ with signal\$).clm. and ((electronic\$ or electrical\$) adj signal\$).clm.	2487	<u>L8</u>	
<u>L7</u>	(control\$ with transmi\$ with signal\$).clm. and (electronic? or electrical\$) adj signal?	5497	<u>L7</u>	
DB=	PGPB; THES=ASSIGNEE; PLUR=YES; OP=OR			
<u>L6</u>	L5 and (fuel\$ same (engine\$ with speed\$))	1	<u>L6</u>	
<u>L5</u>	20020134596	1	<u>L5</u>	
DB=USPT; THES=ASSIGNEE; PLUR=YES; OP=OR				
<u>L4</u>	L2 and (fuel\$ same (engine\$ with speed\$))	2	<u>L4</u>	
<u>L3</u>	L2 and (fuel\$ with cut\$)	0	<u>L3</u>	
<u>L2</u>	L1 and hybrid\$	3	<u>L2</u>	
<u>L1</u>	6726593.pn. or 6183389.pn. or 6199650.pn.	3	<u>L1</u>	

## END OF SEARCH HISTORY

.

.

Record Display Form

-

•

First Hit       Fwd Refs       Previous Doc       Next Doc       Go to Doc#         Generate Collection       Print							
L1: E	ntry 1 of 2		File	e: USPT		Mar 29, 2005	
	US-PAT-NO: 6873171 DOCUMENT-IDENTIFIER: US 6873171 B2						
	Integrated of signatures	circuit early li	fe failure	detection	ı by monitori	ng changes in	
DATE-ISS	SUED: March	29, 2005					
NAME	R-INFORMATIC ; Joseph A.	CITY	ehall	STATE PA	ZIP CODE	COUNTRY	
NAME	E-INFORMATIC ystems Inc.	DN: CITY Allentowr	STATE PA	ZIP CODE	COUNTRY	TYPE CODE 02	
	: 10/777250 LED: Februa:	<u>[PALM]</u> ry 12, 2004					
PARENT-CASE: CROSS-REFERENCE TO RELATED APPLICATIONS This Application is a Divisional of prior application Ser. No. 09/558,130 filed on Apr. 25, 2000, now U.S. Pat. No. 6,714,032, to Joseph A. Reynick. The above-listed Application is commonly assigned with the present invention and is incorporated herein by reference as if reproduced herein in its entirety under Rule 1.53(b).							
INT-CL-	ISSUED: [07]	<u>G01 R 31/26</u>					
		765; 324/158.1 / <u>765</u> ; <u>324</u> / <u>158.1</u>					
FIELD-OF-CLASSIFICATION-SEARCH: 324/158.1, 324/765, 365/201, 438/14, 438/17 See application file for complete search history.							
PRIOR-ART-DISCLOSED:							
U.S. PATENT DOCUMENTS							
Search Selected Search ALL Clear							
PA	AT-NO	ISSUE-DATE	PA	rentee-nam	4E	US-CL	
	889408	March 1999		ller			
·	40832	October 2000		et al.			
<u> </u>	14032	March 2004	Re	ynick		324/765	

6734028

May 2004

Yang et al.

438/17

#### OTHER PUBLICATIONS

Thibeault, "A Novel Probabilistic Approach for IC Diagnosis Based on Differential Quiescent Current Signatures", 15th IEEE VLSI Test Symposium, Apr. 27-May 1, 1997, pp. 80-85. Thibeault et al. "Diagnosis Method Based on Delta-IDDQ Probabilistic Signatures: Experimental Results"; IEEE International Test Conference, 1998 (Month Unavailable), pp. 1019-1026. Thibeault, "On the Comparison of Delta-IDDQ and IDDQ Testing," VLSI Test Symposium, 17th IEEE Proceedings, Apr. 25-29, 1999, pp. 143-150. Thibeault, "Improving Delta-IDDQ-Based Test Methods", IEEE International Test Conference Proceedings, Oct. 3-5, 2000; pp.: 207-206.

ART-UNIT: 2829

PRIMARY-EXAMINER: Zarneke; David

ASSISTANT-EXAMINER: Kobert; Russell M.

ABSTRACT:

A method for testing integrated circuits, including measuring a current signature delta value of a device under test and comparing the current signature delta value to a threshold current signature delta value to determine whether the current signature delta value is greater than the threshold current signature delta value. If the current signature delta value exceeds the threshold current signature delta value, the integrated circuit is rejected. Integrated circuits are also rejected if the post-stress current signature value exceeds a maximum current signature value, even though the current signature delta value is less than the threshold current signature delta value. In addition, an apparatus for testing integrated circuits is disclosed.

10 Claims, 4 Drawing figures

Previous Doc Next Doc

**Record Display Form** 

First Hit Fwd Refs

<u>Previous Doc</u> <u>Next Doc</u> <u>Go to Doc#</u>

Generate Collection Print

L1: Entry 1 of 2

File: USPT

Mar 29, 2005

DOCUMENT-IDENTIFIER: US 6873171 B2 TITLE: Integrated circuit early life failure detection by monitoring changes in current signatures

#### Detailed Description Text (7):

Threshold current signatures may be formulated for the chosen set of test vectors through process simulation tools, rather than from actual measurements of experimental ICs. The IC is first designed and a full transistor level layout is completed. A switch level (FET) simulation program is used to identify the "off" state n-type FETs and "off" state p-type FETs for each I.sub.ddq test vector. In essence, areas off transistors of each type are "lumped," effectively creating one large <u>n-type FET</u> and one large p-type FET. Since p-type FETs tend to be leakier than n-type FETs, it is preferable to keep separate area sums. Reverse bias diode leakage and sub-threshold leakage current values are usually the dominant contributors to transistor leakage. These parameters are largely process dependent and will be supplied for each distinct process. A simulation is then run using the supplied n-type FET and p-type FET sums together with the reverse diode leakage and sub-threshold leakage for the process of interest to generate a threshold current band for each I.sub.ddq vector. Individual threshold current bands are combined to generate a threshold current signature. Production IC data is then taken for each I.sub.ddq vector and the results compared to the appropriate model values. Random out of specification ICs indicate defects in the IC process or the affected device. However, if failures are consistently registered, it is likely the IC process is running out of specification on one or more critical parameters or the simulated leakage model values require revision. Finally, it should be noted that use of the lumped method ignores geometrical effects that can contribute to leakage.

### Detailed Description Text (8):

A modification of the "lumped" simulation method is a gate level modeling method. This method models the IC by representing the IC by a series of logical gates, such as "and" gates and "or" gates. A simulator is preferably used to determine appropriate input sensitization values to put the logical gates into a low current state and determine which transistors that are in the off state. The simulator would be given the off state <u>n-type FET</u> and p-type FET area sums for each distinct cell found in a given IC together with the <u>reverse diode</u> leakage and sub-threshold leakage for the process of interest as in the lumped method to determine leakage on a logical cell basis for each Iddq vector. The simulator would multiply the simulated cell leakage of individual cells by the number of cells in the IC of interest to determine I.sub.ddq values for each test vector. Threshold current signatures may then be formulated for the chosen set of test vectors. Production IC data is then taken for each I.sub.ddq vector and the results compared to the appropriate simulated gate level model values.

Previous Doc Next Doc Go to Doc#

First HitFwd RefsEnd of Result Set

Generate Collection Print

L18: Entry 3 of 3

File: USPT

Feb 4, 2003

DOCUMENT-IDENTIFIER: US 6516262 B2 TITLE: Running control device for a vehicle

Application Filing Date (1): 20010223

#### Detailed Description Text (6):

On the other hand, the road information obtaining means 2 can be realized by employing a navigation device as means for calculating a distance L to an intersection, to which an own vehicle is approaching, using an own <u>position</u> obtained by <u>GPS</u> or the like and a road map. The road information obtaining means 2 can be constructed with the navigation device 20 utilizing <u>GPS</u> as shown in FIG. 3 and a <u>GPS</u> antenna 21, for example. Namely, a traveling <u>position</u> of the own vehicle is derived utilizing the <u>GPS</u> to discriminate a road on which the own vehicle is traveling and an intersection, to which the own vehicle is approaching by establishing correspondence between the derived traveling <u>position</u> and the road map stored in the navigation device 20, to calculate a distance L to the intersection, to which the own vehicle is approaching is calculated from information, such as shape of the road or so forth stored in the road map. Since the discriminated road and the intersection are stored in the road map with assigning unique numbers, the road number and the intersection number can be output together with the discriminated road and the intersection.

#### Detailed Description Text (12):

The cruise control means 6 is a control device for driving the own vehicle to travel with maintaining the distance to the preceding vehicle constant, and is constructed as shown in FIG. 5, for example. The cruise control means 6 includes a radar 605 having a target distance (Dr) setting means 607, a relative speed (Vr) detecting means 602, a distance (Dm) detecting means 604, a speed command (Vcmd) setting means 608, a vehicle speed control means 609, an own vehicle speed detecting means 610, a throttle actuator 611, a transmission actuator 612 and a brake actuator 613.

#### Detailed Description Text (16):

The vehicle speed <u>control</u> means 609 derives a throttle valve open degree command, a <u>shift</u> command and a brake command on the basis of the own vehicle speed Vo, the speed command Vcmd, the distance Dm, the relative speed Vr, the <u>control</u> mode M and the speed command Vcop to <u>control</u> the throttle actuator 611, the <u>transmission</u> actuator 612 and the brake actuator 613.

#### Detailed Description Text (27):

When Tcmd.gtoreq.Tth, acceleration control mainly using the throttle open degree command and deceleration control mainly using engine braking are performed. At step 406, the throttle open degree command is set. The throttle open degree command is set from a target engine torque and an engine revolution speed by calculating the target engine torque from a current <u>transmission</u> speed ratio and the speed control target torque Tcmd. This utilizes a relationship between the engine revolution speed, the throttle valve open degree and the engine torque.

#### Detailed Description Text (28):

Next, at step 407, a <u>shifting</u> command is set. When the speed command target torque Tcmd requires deceleration by engine braking, the <u>shifting</u> command is set for performing down<u>-shifting</u>. Then, at step 408, a brake command is set. Here, since it is not required to operate the brake, the brake command is set for releasing the brake.

#### Detailed Description Text (29):

On the other hand, when Tcmd<Tth, deceleration control is performed mainly using the brake. At step 409, since deceleration is performed by controlling the brake, the throttle open degree is set to fully close. At step 410, a <u>transmission</u> speed ratio of the <u>transmission</u> actuator 612 is set. At step 411, the brake command is set depending upon the speed command target torque Tcmd. Then, on the basis of the throttle open degree command, the throttle actuator 611 is driven. The <u>transmission</u> actuator 612 is driven on the basis of the <u>shift</u> command. The brake actuator 613 is driven on the basis of the brake command. Thus, own vehicle speed is controlled.

#### CLAIMS:

4. A cruise control system for an automotive vehicle as set forth in claim 1, wherein said traffic signal characteristics obtaining means includes traffic signal characteristics measuring means for measuring characteristics of the traffic signal and traffic signal characteristics <u>learning means for learning</u> a traffic signal characteristics measured by the traffic signal characteristics measuring means.

5. A cruise control system for an automotive vehicle as set forth in claim 4, wherein said traffic signal characteristics <u>learning means learns</u> intersection information from said road information obtaining means with correspondence to the intersection information.

# Hit List

.

<u>First Hit</u> Your wildcard search against 100 Your result set for a	-		below.
The probable cause is use of unlimited truncation	n. Revise your searc	h strategy to	use limited truncation
Clear Generate Collection	Print Fwd	Refs B	kwd Refs
Gene	erate OACS		
Search Results - Recor	d(s) 1 through 3 of	3 returned.	
□ 1. Document ID: US 20020143454 A	1		
Using default format because multiple data bas L18: Entry 1 of 3	<b>ses are involved.</b> File: PGPB		Oct 3, 2002
PGPUB-DOCUMENT-NUMBER: 20020143454 PGPUB-FILING-TYPE: new DOCUMENT-IDENTIFIER: US 20020143454 A1			
FITLE: Method and system for controlling assist having a learn mode	g an automatic <u>t</u>	ransmissio	n using a <u>GPS</u>
PUBLICATION-DATE: October 3, 2002			
INVENTOR-INFORMATION:			
NAME	CITY	STATE	COUNTRY
Bates, Cary Lee	Rochester	MN	US
Crenshaw, Robert James	Apex	NC	US
Day, Paul Reuben Santosuosso, John Matthew	Rochester Rochester	MN MN	US US
JS-CL-CURRENT: <u>701/51; 701/65</u> Full Title Citation Front Review Classification f	ate Dererence Sequen	des (Sttachmer	ite   Cilaimis   Konde   Errann B
D 2. Document ID: US 20010034575 A L18: Entry 2 of 3	l File: PGPB		Oct 25, 2001
GPUB-DOCUMENT-NUMBER: 20010034575 GPUB-FILING-TYPE: new DOCUMENT-IDENTIFIER: US 20010034575 A1			
TTLE: Running control device for a vehi	cle		
PUBLICATION-DATE: October 25, 2001			
INVENTOR-INFORMATION:			

NAME	CITY	STATE	COUNTRY
Takenaga, Hiroshi	Tokai-mura		JP
Kuragaki, Satoru	Hitachi		JP
Morizane, Hiroto	Hitachi		JP

US-CL-CURRENT: <u>701/96; 180/170</u>

## Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims 1940 Draw D

□ 3. Document ID: US 6516262 B2

L18: Entry 3 of 3 File: USPT

US-PAT-NO: 6516262 DOCUMENT-IDENTIFIER: US 6516262 B2

TITLE: Running control device for a vehicle

Full Title Citation Front Review Classification Cate Reference Company and Chaims Robot Draw, D-

Clear

Generate Collection Print Fwd Refs

Bkwd Refs Generate OACS

Feb 4, 2003

Terms	Documents
L17 and ((control\$ or adjust\$) with shift\$) and (position\$ with (gps\$ or satellite\$))	3

Display Format: - Change Format

Previous Page Next Page

Ŋ.

.

		<u>Fwd</u>		<u>Previou</u>	<u>s Doc</u>	<u>Ne</u>	<u>xt I</u>	<u>) oc</u>	Go to Doc#
End	End of Result Set								
L1	0: Ent	ry 1 o	f 1		File:	USPT			Apr 12, 2005
	US-PAT-NO: <u>6878996</u> DOCUMENT-IDENTIFIER: US 6878996 B2								
TITL	E: MOS	power	transistor						
DATE	-ISSUED	): Apri	1 12, 2005						
NAME	,	NFORMAT r; Hube	·	CITY Villach	ST	ATE	ZIP	CODE	COUNTRY AT
NAME		NFORMAT		CITY	STATE	ZIP CO	DE	COUNTRY	
Infi	Infineon Technologies AG Munich DE 03								
		0/44764 : May 2	9 <u>[PALM]</u> 29, 2003						
FORE	IGN-APE	PL-PRIC	RITY-DATA:						
COUN	TRY		APPL-NO			APPL-D	ATE		
DE			102 23 950			May 29	, 20	02	
INT-0	CL-ISSU	JED: [O	07] <u>H01_b-29/76</u>	<u>-H01-L-2</u>	29/94				
US-CI	L-CURRE	ENT: <u>25</u>	//341; 257/357, 57/ <u>341; 257/357</u> E29-268		<u>1,-257/E</u>	27.062	, <u>25</u>	<u>7/E27.063</u>	, <u>2577/E29-063</u> ,
			CATION-SEARCH: ile for comple				/365	<b>,</b> 257/369	, 257/371
PRIO	R-ART-I	DISCLOS	SED:						
				U.S. PAT	ENT DOCU	JMENTS			
			Search S	Selected	Searc	h ALL	C	Clear	
	PAT-N	0	ISSUE-DATE		PATENT	EE-NAMI	Ē		US-CL
	55811	<u>03</u>	December 1996	5	Mizuka				257/355
	62456	07	June 2001		Tang e	t al.			

**Record Display Form** 

 $\Box$ 

June 2004 6747318

Kapre et al.

257/368

ART-UNIT: 2814

PRIMARY-EXAMINER: Cao; Phat X.

ASSISTANT-EXAMINER: Doan; Theresa T.

ATTY-AGENT-FIRM: Greenberg; Laurence A. Stemer; Werner H. Mayback; Gregory L.

ABSTRACT:

An integrated MOS power transistors, in particular a lateral PMOS power transistor and a lateral n-DMOS power transistor, in which the bulk node is disposed in a manner spatially isolated from the source electrode zone. The particular integration structure of the MOS power transistor avoids a parasitic drain-bulk diode, a parasitic body diode and a substrate diode and thereby achieves an areasaving protection against over-currents in the event of reverse voltage polarity between drain and source.

12 Claims, 11 Drawing figures

<u>First Hit</u> <u>Previou</u> End of Result Set	I <u>s Doc</u> <u>Next</u> □ <u>Generate Co</u>		<u>30 to Doc</u> #	<u>‡</u>		
L12: Entry 1 of 1		File: PGPB		Sep 5, 2002		
PGPUB-DOCUMENT-NUMBER: <u>20020121810</u> PGPUB-FILING-TYPE: new DOCUMENT-IDENTIFIER: US <u>20020121810</u> A1						
TITLE: Control device for	a vehicle occupa	nt protecti	on device			
PUBLICATION-DATE: Septembe	r 5, 2002					
INVENTOR-INFORMATION: NAME Belau, Horst Swart, Marten	CITY Langquaid Obertraubling		STATE	COUNTRY DE DE		
APPL-NO: 10/113161 [PALM DATE FILED: April 1, 2002	Ц					
RELATED-US-APPL-DATA: Application 10/113161 is a continuation-of US application PCT/DE00/03350, filed September 26, 2000, UNKNOWN						
FOREIGN-APPL-PRIORITY-DATA	.:					
COUNTRY APPL-NO	DOC-ID		APPL-DATE			
DE 199 47 096.0	1999DE-199 47 (		September			
DE 100 02 375.4	2000DE-100 02 3	375.4	January 2	0, 2000		
INT-CL-PUBLISHED: $[07] \underline{B60} \underline{-\underline{1}} \underline{/00}$ US-CL-PUBLISHED: $307/10.1$ US-CL-CURRENT: $\underline{307/10.1}$						
REPRESENTATIVE-FIGURES: 1						

ABSTRACT:

A vehicle occupant protection device having a firing cap for activating the vehicle occupant protection device is controlled with a control device. An energy source provides a supply voltage for the firing cap. A switching transistor connects the firing cap to the energy source. A controlled path of the switching transistor, the energy source, and the firing cap are connected in series with respect to one another. An actuation or control circuit is connected upstream of a control terminal of the switching transistor and controls the switching transistor in such a way that a resistance of the controlled path in the switched-on state of the transistor is kept constant, a signal which is present at the control terminal at •

that time is evaluated, an energy which is converted in the switching transistor is determined from the signal at the control terminal and, when a predefined energy limiting value is reached, the switching transistor is switched off.

CROSS-REFERENCE TO RELATED APPLICATION:

[0001] This application is a continuation of copending International Application No. PCT/DE00/03350, filed Sep. 26, 2000, which designated the United States.

•

	Hit Fwd Refs of Result Set	Previous Doc	<u>Next Doc</u>	<u>Go to</u>	Doc#		
		Gener	ate Collection	Prir	nt		
L1	L: Entry 2 of	2	File: US	SPT		Mar 30,	2004
	AT-NO: 671403 MENT-IDENTIFI	32 ER: US 6714032 B1					
	E: Integrated ent signature	d circuit early life f es	ailure dete	ection b	by monitor:	ing changes	in
DATE	-ISSUED: Marc	ch 30, 2004					
INVE	NTOR-INFORMAI						
NAME	: nick; Joseph <i>i</i>	CITY Labiah Cou		STATE	ZIP CODE	COUNTRY	
кеуі	iick; Joseph A	A. Lehigh Cou	nty i	PA			
	GNEE-INFORMAT						
NAME	: re System Inc		STATE ZIP PA	CODE	COUNTRY	TYPE CODE 02	
Ager	e system inc	. Allencown	r A			02	
	-NO: 09/55813 FILED: April	and the second se					
INT-	CL-ISSUED: [C	07] <u>GO1 R 31/26</u>			••		
		1/765; 324/158.1 24/ <u>765; 324/158.1</u>					
		CATION-SEARCH: 324/15 Tile for complete sear			/201		
PRIO	R-ART-DISCLOS	SED:					
		U.S. P	ATENT DOCUM	IENTS			
			*1 o				
		Search Selected	Search	ALL	Clear		
	PAT-NO	ISSUE-DATE	PATENTEE-	NAME		US-CL	
	<u>5519333</u>	May 1996	Righter			324/765	
	5790565	August 1998	Sakaguchi			371/27.1	
	5889408	March 1999	Miller			324/765	
	<u>5917331</u>	June 1999	Persons			324/765	
	<u>5939894</u>	August 1999	Yamauchi	et al.		324/765	
	<u>5939897</u>	August 1999	Ayers et	al.		326/58	
	5944847	August 1999	Sanada			714/741	

5963492	October 1999	Hsu	365/201
6140832	October 2000	Vu et al.	324/765

#### OTHER PUBLICATIONS

Thibeault, "A Novel Probabilistic Approach for IC Diagnosis Based on Differential Quiescent Current Signatures," 15th IEEE VLSI Test Symposium, Apr.27-May 1, 1997, pp. 80-85.\* Thibeault et al, "Diagnosis method based on Delta-Iddq probabilistic signatures: Experimental results," IEEE International Test Conference, 1998 (Month Unavailable), pp. 1019-1026.\* Thibeault, "On the Comparison of Delta-IDDQ and IDDQ Testing," VLSI Test Symposium, 17th IEEE Proceedings, Apr. 25-29, 1999, pp. 143-150.\* Thibeault, "Improving Delta-IDDQ-based test methods," IEEE International Test Conference Proceedings, Oct. 3-5, 2000, pp. 207-206.\* Nguyen, S.V., "High-Density Plasma Chemical Vapor Deposition of Silicon-Based Dielectric Films for Integrated Circuits," IBM Journal of Research & Development, vol. 43, No. 1/2 (1999). (Month Unavailable).

ART-UNIT: 2829

PRIMARY-EXAMINER: Cuneo; Kamand

ASSISTANT-EXAMINER: Kobert; Russell M.

ABSTRACT:

A method for testing integrated circuits, including measuring a current signature delta value of a device under test and comparing the current signature delta value to a threshold current signature delta value to determine whether the current signature delta value is greater than the threshold current signature delta value. If the current signature delta value exceeds the threshold current signature delta value, the integrated circuit is rejected. Integrated circuits are also rejected if the post-stress current signature value exceeds a maximum current signature value, even though the current signature delta value is less than the threshold current signature delta value. In addition, an apparatus for testing integrated circuits is disclosed.

32 Claims, 4 Drawing figures

<u>Fir</u>	<u>st Hit</u>	<u>Fwd</u>	Refs	Previous	Doc	Nex	xt Doc	Go to Doc#
En	d of R	esult	Set					
	۰,			Generate	Collection		Print	
L	51: Entr	y 1 of	5 1		File:	USPT		Nov 7, 2000
	PAT-NO: UMENT-II		<u>30</u> IER: US 614213	80 A				
TIT	LE: Low	induc	tance high ene	rgy induct	ive ignit	tion s	system	
DATI	E-ISSUEI	D: Nov	ember 7, 2000					
INVI	ENTOR-II	NFORMA'	TION:					
NAM				CITY		ATE	ZIP CODE	COUNTRY
War	d; Mich	ael A.	v.	Lexington	MA		02476	
	L-NO: 09 E FILED:	-	10 <u>[PALM]</u> 1 21, 1999					
Thi: Ser	. No. 60	cation 0/008,		. 13, 1995	; Ser. No			sional applications iled Feb. 15, 1996;
PCT-	-DATA:							
APP	'L-NO		DATE-FILED	PU	B-NO	PUB-	-DATE	371-DATE
PCT	/US96/1	9898	December 12,	1996 WO	97/21920	Jun	19, 1997	Apr 21, 1999
INT-	-CL-ISSU	JED: [	07] <u>F02 P</u> <u>3</u> / <u>05</u>	2				
			3/606; 123/620 <u>23/606; 123/62</u>			<u>3</u>	-	
123,	/634, 12	23/637	ICATION-SEARCH , 123/643, 123 file for compl	/644, 361/	263		606, 123/6	09, 123/620,
PRIC	OR-ART-I	DISCLO	SED:					. *
				U.S. PATE	NT DOCUM	ENTS		
			Search	Selected	Search /	ALL	Clear	
	PAT-N	C	ISSUE-DATE		PATENTEE	-NAME		US-CL
	45221	<u>85</u>	June 1985		Nguyen			123/637
	50564	97	October 1991		Akagi et	al.		123/609
					-			

ċ,

<u>5193514</u>	March 1993	Kobayashi et al.	123/634
5315982	May 1994	Ward et al.	123/634
5558071	September 1996	Ward et al.	123/598

ART-UNIT: 377

PRIMARY-EXAMINER: Dolinar; Andrew M.

ATTY-AGENT-FIRM: Perkins, Smith&Cohen, LLP Cohen; Jerry

#### ABSTRACT:

A high power, high energy inductive ignition system with a parallel array of multiple ignition coils Ti (2a, 2b) and associated 600 volt unclamped IGBT power switches Si (8a, 8b), for use with an automotive 12 volt storage battery (1), the system having an internal voltage source (12) to generate a voltage Vc approximately three times the peal primary coil current with coils Ti of low primary inductance of about 0,5 millihenry and of open E-type core structure for spark energy in the range of 120 to 250 mj, the system using a lossless snubber and variable control inductor (6) to provide very high circuit and component efficiency and high coil energy density, in mj/gm, three times that of conventional inductive ignition systems, and high output voltage of 40 kilovolts with fast rise time of 10 microseconds.

82 Claims, 17 Drawing figures

Previous Doc

Next Doc

	Hit Li	st				
<u>First Hit</u> <u>Generate Collection</u> <u>Generate OACS</u> Search Results - Record(s) 1 through 4 of 4 returned.						
□ 1. Document ID						
Using default format bee L5: Entry 1 of 4		ata bases are inv	olved. Mar 30, 2004			
US-PAT-NO: 6714032 DOCUMENT-IDENTIFIER: US 6714	4032 B1					
TITLE: Integrated circuit eacurrent signatures	arly life failure d	etection by monito	ring changes in			
DATE-ISSUED: March 30, 2004						
INVENTOR-INFORMATION: NAME Reynick; Joseph A.	CITY Lehigh County	STATE ZIP CODE PA	COUNTRY			
US-CL-CURRENT: <u>324</u> / <u>765</u> ; <u>324</u> /	/ <u>158.1</u>					
Full Title Citation Front Revie	on Classification Date Pere	arende <b>in the state of the state</b>	Claims Philip Draw D			
<b>D</b> 2. Document ID L5: Entry 2 of 4	: US 3631264 A File: USPT		Dec 28, 1971			
US-PAT-NO: 3631264 DOCUMENT-IDENTIFIER: US 3633	1264 A					
TITLE: INTRINSICALLY SAFE EI	LECTRICAL BARRIER S	YSTEM AND IMPROVEM	ENTS THEREIN			
Full Title Citation Front Revie	en Classification Date Ref	stende <b>in 1997 in 199</b>	Claims   KondC   Drawa D			
L5: Entry 3 of 4	: JP 03086013 A File: JPAB		Apr 11, 1991			
PUB-NO: JP403086013A						

J

DOCUMENT-IDENTIFIER: JP 03086013 A TITLE: OVERCURRENT PROTECTIVE CIRCUIT


т у

.

÷.,

•

Full Title Citation Front Review Classification Date Reference Control Control Claims KMAC Draw C



Previous Page

<u>Next Page</u>

First Hit Fwd Refs

# Previous Doc

Next Doc Go to Doc#

Generate Collection Print 

L5: Entry 1 of 4

File: USPT

Mar 30, 2004

DOCUMENT-IDENTIFIER: US 6714032 B1 TITLE: Integrated circuit early life failure detection by monitoring changes in current signatures

Application Filing Date (1): 20000425

#### Detailed Description Text (7):

Threshold current signatures may be formulated for the chosen set of test vectors through process simulation tools, rather than from actual measurements of experimental ICs. The IC is first designed and a full transistor level layout is completed. A switch level (FET) simulation program is used to identify the "off" state <u>n-type FETs</u> and "off" state p-type FETs for each I.sub.ddq test vector. In essence, areas off transistors of each type are "lumped," effectively creating one large n-type FET and one large p-type FET. Since p-type FETs tend to be leakier than n-type FETs, it is preferable to keep separate area sums. Reverse bias diode leakage and sub-threshold leakage current values are usually the dominant contributors to transistor leakage. These parameters are largely process dependent and will be supplied for each distinct process. A simulation is then run using the supplied n-type FET and p-type FET sums together with the reverse diode leakage and sub-threshold leakage for the process of interest to generate a threshold current band for each I.sub.ddq vector. Individual threshold current bands are combined to generate a threshold current signature. Production IC data is then taken for each I.sub.ddq vector and the results compared to the appropriate model values. Random out of specification ICs indicate defects in the IC process or the affected device. However, if failures are consistently registered, it is likely the IC process is running out of specification on one or more critical parameters or the simulated leakage model values require revision. Finally, it should be noted that use of the lumped method ignores geometrical effects that can contribute to leakage.

#### Detailed Description Text (8):

A modification of the "lumped" simulation method is a gate level modeling method. This method models the IC by representing the IC by a series of logical gates, such as "and" gates and "or" gates. A simulator is preferably used to determine appropriate input sensitization values to put the logical gates into a low current state and determine which transistors that are in the off state. The simulator would be given the off state  $\underline{n-type}$  FET and p-type FET area sums for each distinct cell found in a given IC together with the reverse diode leakage and sub-threshold leakage for the process of interest as in the lumped method to determine leakage on a logical cell basis for each Iddq vector. The simulator would multiply the simulated cell leakage of individual cells by the number of cells in the IC of interest to determine I.sub.ddq values for each test vector. Threshold current signatures may then be formulated for the chosen set of test vectors. Production IC data is then taken for each I.sub.ddq vector and the results compared to the appropriate simulated gate level model values.

Previous Doc Next Doc Go to Doc#

http://westbrs:9000/bin/gate.exe?f=doc&state=fdammj.7.1&ESNAME=KWIC&p Message=... 5/26/06

First Hit Fwd Refs

Previous Doc Next Doc

Go to Doc#

Generate Collection Print 

L5: Entry 2 of 4

File: USPT

Dec 28, 1971

DOCUMENT-IDENTIFIER: US 3631264 A TITLE: INTRINSICALLY SAFE ELECTRICAL BARRIER SYSTEM AND IMPROVEMENTS THEREIN

1.0

Application Filing Date (1): 19700211

Detailed Description Text (29):

The barriers illustrated are positive barriers. That is to say, they preform their functions for terminals 1 positive with respect to ground. (They would be short circuits for terminals 1 negative with respect to ground, which is therefore a fail-safe condition.) The negative counterparts exist. For example, reverse all the diodes of FIGS. 1, 2 and 3, replace the N-channel FET's of FIG. 2 with P-channel FET's, and replace the NPN-transistors of FIG. 2 with PNP's. The barrier array will then perform its functions for terminals 1 negative with respect to ground (and fail-safe by shorting the terminals 1 to ground if they turn positive).

Previous Doc Next Doc